



10010757 051502

RECEIVED 18 JUN 2002

Patent

Attorney Docket: 253/220

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:)	Group Art Unit: Not yet assigned
LAMBERT ET AL.)	Examiner: Not yet assigned
Serial No. 10/030,757)	
I.O. Application No. PCT/US00/11394)	
Filed: October 19, 2001)	
I.O. Filing Date: April 28, 2000)	
For: COMBINATION ATA/LINEAR FLASH)	
MEMORY DEVICE)	

PETITION TO PROSECUTE ON BEHALF OF CO-INVENTORS

Q. Todd Dickinson, Assistant Secretary
of Commerce and Commissioner of Patents and Trademarks
Office of Initial Patent Examinations
to the Special Program Law Office
Washington, D.C. 20231

Sir:

Applicant hereby petitions the Commissioner of Patents and Trademarks under Rule 37 C.F.R. §1.47(a) to accept the Declaration of Grady Lambert on behalf of himself and the non-signing inventor Craig Hendricksen (herein referred to as "co-inventor") because of the unwillingness of the co-inventor to sign the Declaration.

The name of the inventor, as well as his last know address, is shown below.

1. Craig Hendricksen
72 Main Street
Framingham, Massachusetts 01450

WP-20667.1

CERTIFICATE OF MAILING
(37 C.F.R. §1.8a)

07/02/2002 MKAYPAGH 00000132 122475 10030757

03 FC:122 130.00 CH

I hereby certify that this paper (along with any referred to as being attached or enclosed) is being deposited with the United States Postal Service on the date shown below with sufficient postage as First Class Mail in an envelope addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit

6/12/02

Christina Kavanaugh

Patent
Attorney Docket: 253/220

(1) On October 18, 2001, letters were sent, via federal express, to the above-referenced inventors enclosing Declarations together with a copy of the subject patent application, as filed. The signatures of each inventor was requested along with a request that the Declaration be returned to my attention. (See Exhibit "A", attached hereto.)

(2) On October 18, 2001, I received Grady Lambert's signed Declaration and Assignment papers. (See Exhibit "B", attached hereto.)

(3) On October 22, 2001, I received a receipt from Federal Express that they had delivered the Federal Express Mail to inventor Craig Hendricksen. (See Exhibit "C", attached hereto.)

(4) On January 29, 2002, another letter sent was to inventor Craig Hendricksen, via certified mail, enclosing another Declaration together with a copy of the subject patent application, as filed. The signature of the inventor was requested along with a request that the Declaration be returned to my attention. (See Exhibit "D", attached hereto.)

(5) On February 11, 2002, I received a receipt from the Post Office that the certified letter was delivered on this date and it was signed by Bonnie Hendricksen. (See Exhibit "E")

(5) To date, I have not been able to contact the co-inventor either by telephone or mail.

The Commissioner is hereby authorized to charge Lyon & Lyon's deposit account number 12-2475 for any fees required under 37 C.F.R. §§ 1.16, 1.17, and 1.445 that are not covered, in whole or in part, by a check herewith and to credit any overpayments to said deposit account.

Respectfully submitted,

LYON & LYON LLP

Dated: 6/12/02

By: [Signature]
Mark A. Catan
Reg. No. 38,720



22249

PATENT TRADEMARK OFFICE

LYON & LYON LLP
Suite 4700
633 W. Fifth Street
Los Angeles, CA 90071
(213) 489-1600

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

253/220 U.S.

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

10/030757

INTERNATIONAL APPLICATION NO.

PCT/US00/11394

INTERNATIONAL FILING DATE

28 April 2000

PRIORITY DATE CLAIMED

30 April 1999

19 May 1999

TITLE OF INVENTION

Combination ATA/Linear Flash Memory Device

APPLICANT(S) FOR DO/EO/US

Grady Lambert and Craig Henricksen

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.
4. ☒ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is attached hereto (required only if not communicated by the International Bureau)
 - b. ☐ has been communicated by the International Bureau
 - c. ☒ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☐ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☐ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4)
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☒ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ An English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 20 below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
14. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
15. ☐ A substitute specification.
16. ☐ A change of power of attorney and/or address letter.
17. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 – 1.825.
18. ☒ A second copy of the published international application under 35 U.S.C. 154(d)(4).
19. ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
20. ☐ Other items or information:

U.S. APPLICATION NO. (if known, see 37 CFR 1.55) 10/030757		INTERNATIONAL APPLICATION NO. PCT/US00/11394		ATTORNEY'S DOCKET NUMBER 253/220 U.S.	
--	--	--	--	---	--

21. <input checked="" type="checkbox"/> The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492(a)(1) – (5)): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO \$1040.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$890.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$740.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$710.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT =				CALCULATIONS PTO USE ONLY	
				\$740	
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	
Total claims	21 - 20 =	1	x \$18.00	\$18	
Independent claims	9 - 3 =	6	x \$84.00	\$504	
MULTIPLE DEPENDENT CLAIM(S) (if applicable)				+ \$280.00	
TOTAL OF ABOVE CALCULATIONS =				\$1,262	
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by ½.				\$0	
SUBTOTAL =				\$0	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$	
TOTAL NATIONAL FEE =				\$0	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property				\$	
TOTAL FEES ENCLOSED =				\$1,262	
				Amount to be refunded:	
				\$	
				Charged:	
				\$	

a. ☐ A check in the amount of \$ _____ to cover the above fees is enclosed.


b. ☒ Please charge my Deposit Account No. 12-2745 in the amount of \$1,262 to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 12-2745. A duplicate copy of this sheet is enclosed.

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit card information should not be included on this form.** Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:
 LYON & LYON
 633 WEST FIFTH STREET, SUITE 4700
 LOS ANGELES, CALIFORNIA 90071-2066 — (213) 489-1600
 MARK C. CATAN


 SIGNATURE
 NAME Mark Catan
 REGISTRATION NUMBER 38,720

10/19/01
 Date

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

G. Lambert, C. Henricksen

Serial No.: Not yet assigned

Filed: Concurrently herewith

For: Combination ATA/Linear Flash
Memory Device

)
)
) Examiner: Not yet assigned
)
)
)
)
)
)
)

PRELIMINARY AMENDMENT

Commissioner for Patents
Washington, D.C. 20231

Sir:

This preliminary amendment is submitted in the above-captioned application. The remarks relate to the conclusions reached in the International Preliminary Examination Report in the above-captioned case. These amendments and remarks have not been considered previously in the generation of the International Preliminary Examination Report.

Claims as amended

1. A removable data storage device for interfacing, via a data interface, with a host computer configured to load, upon a power-on or reset operation, at least its basic input output system (BIOS) program, through said interface, said removable data storage device comprising:

a first memory device adapted to store said BIOS data;

a second memory device adapted to store data other than said BIOS data;

a physical data channel adapted to connect with a physical data channel of said interface;

said first and second memory devices sharing resources of said physical data channel;

at least one of said first and second memory devices being configured to employ said physical channel only in the presence of a signal provided through said interface by said host computer, whereby a collision between said two memory devices is avoided.

2. A device as in claim 1, wherein said first memory device includes a linear flash memory.

3. A device as in claim 1, wherein said second memory device includes a sectored flash memory and a controller programmed to provide ATA/IDE disk emulation.

4. A device as in claim 1, wherein said physical data channel includes a PC Card CF®, SIMM, DIMM or other removable module interface.

5. A device as in claim 4, wherein said first memory device is a linear flash memory.

6. A computer, comprising:
a peripheral interface for communicating through said interface with a connected removable data storage device;
a controller configured to address said removable storage device and read basic operating system program therefrom, whereby said a boot operation of said computer is enabled.

7. A computer as in claim 6, wherein said peripheral interface includes a PC Card adapter.

8. A computer as in claim 6, wherein said peripheral interface is configured to permit a repeated connection and disconnection of the removable storage device.

9. A memory card, comprising:
a physical data communications interface adapted to permit repeated connection and disconnection to and from a host computer via a plug-in connection;
a first non-volatile memory device with a controller programmed to emulate a mass storage device of a host computer; and
a second non-volatile memory device storing basic input/output system (BIOS) data for a host computer, said second non-volatile memory device sharing physical resources of said communications interface with said first non-volatile memory device, said communications interface being configured to permit said non-volatile memory device to be

addressed such that said BIOS data to be loaded by said host computer during a reset or power-on operation.

10. A card as in claim 9, wherein said physical data channel includes a PC card adapter.

11. A card as in claim 9, wherein said first non-volatile memory device is programmed to emulate an ATA/IDE specification disk drive.

12. A card as in claim 9, wherein said second non-volatile memory device includes one of an EPROM, an EEPROM, Mask ROM and a linear flash memory.

13. A PC card connectable to a host computer configured to read basic input/output system (BIOS) data from said PC card via a communications interface, comprising:

sectored flash memory;

a communications interface adapted to provide ATA/IDE disk emulation between a host computer and said sectored flash memory;

a linear flash memory sharing a physical channel of said communications interface with said sectored flash memory such that said host computer may address said sectored flash memory or load a basic input/output system (BIOS) from said linear flash memory and thereby boot from it.

14. A removable storage device for interfacing via a data interface with a host computer, the host computer being configured to read basic input/output system (BIOS) data, through said interface, said removable storage device comprising:

a first memory device adapted to store said BIOS data;

a second memory device adapted to store data other than said BIOS data;

a physical data channel adapted to connect with a physical data channel of said interface;

said first and second memory devices sharing resources of said physical data channel;

at least one of said first and second memory devices being configured to employ said physical channel only in the presence of a signal provided through said interface by said host computer, whereby a collision between said two memory devices is avoided.

15. A host computer capable of booting from a removable storage device, comprising:

a microprocessor;
an interface for removable storage devices;
said microprocessor being connected to said interface such that, upon power up or reset, said microprocessor reads a basic input/output system (BIOS) from a removable storage device connected thereto.

16. A host computer as in claim 15, wherein said interface is a PC card interface.

17. A computer bootable from removable media, comprising:
a host system having a removable storage device interface and a main processor;
said host system being configured such that said main processor executes a basic input/output system (BIOS) upon a reset/power on operation of said main processor from a removable storage device through said removable storage device interface.

18. A system for updating the basic input/output system of a computer, comprising:

a host computer system having a removable storage device interface and a main processor;

said host computer system being configured such that said main processor executes a basic input/output system (BIOS) upon a reset/power on operation of said main processor from a removable storage device through said removable storage device interface;

a removable storage device having an interface compatible with said removable storage device interface and configured to permit said host computer system to execute a BIOS stored thereon by reading said BIOS through said removable storage device;

said removable storage device further having a sectored flash memory thereon, which is addressable by said host computer system through said removable storage device interface;

said BIOS being addressable for update through said removable storage device interface.

19. A removable data store capable of serving dual functions as an ATA compatible memory and a flash memory from which a host system can be booted and which allows the BIOS from which the host system boots to be updated through the same interface giving access to the ATA compatible memory, comprising:

a removable storage device having a removable interface and configured to permit a host computer system to execute a BIOS stored thereon by reading said BIOS through said removable storage device upon a reset or power on operation of said host computer;

said removable storage device further having an ATA-compatible sectored flash memory thereon, which is addressable by said host computer system through said removable storage device interface;

said BIOS being configured to be addressable for update by a computer through said removable interface.

20. A data store as in claim 19, wherein said removable storage device includes a monolithic card-shaped device.

21. A data store as in claim 20, wherein said card-shaped device is a PC-card.

REMARKS

Claims Changes

Claim 1 has been amended because two inconsistent terms were used to indicate boot data (namely, "firmware" and "boot data"). Also, to make clear that "boot data" includes basic operating system data as defined in the specification, claim 1 now recites that the host computer loads at least its BIOS during a power-on or reset operation, so that it is clear that the removable storage can function as a source for the host's BIOS.

Claim 9 has been amended to change the wording "bootstrap program" to "basic input/output system (BIOS) data" to make clearer the distinction between BIOS and higher level operating system data.

Claim 13 has been amended to require that the PC card permit a host computer to read its BIOS from it.

Claim 14 has been amended to change the wording "boot data, including a basic operating system" to "basic input/output system (BIOS) data" to make clearer the distinction between BIOS and higher level operating system data. It has also been amended to correct a recitation of "firmware" which had not antecedent basis in the claim by changing "firmware" to "BIOS," which does have antecedent basis.

Claims 15-21 have been added. These claims define the various features of a removable storage device (or a system that uses a removable storage device) such that a host system to which it is connected can read its BIOS from the removable storage device.

Remarks Relating To Written Opinion

The Examiner indicated that none of the claims were novel or inventive. Applicants respectfully request that the Examiner please reconsider this conclusion in light of the amendments and remarks below.

With regard to claim 1, the Examiner did not comment except to say that claim 1 lacks novelty over Harari. With regard to the rejection, Applicants respectfully propose that Harari does not show “the host computer being configured to read boot data ... a first memory device adapted to store said boot data.” as recited by the amended claim. In Harari, two types of memory are indeed shown and they do contain boot data and non-boot data respectively. However, the boot data (e.g., the ROM, Fig. 3, reference numeral 52) stores instructions for the processor 50 for the memory controller 40. Thus, the disclosure cannot support the recitation in claim 1: “the host computer being configured to read boot data ... a first memory device adapted to store said boot data.” To construe the first and second memory devices as reading on the ROM 52 and other memory 20 of Harari renders the claim inconsistent with its own wording.

With regard to claim 6, the Examiner stated that Harari shows a “controller configured to address the removable storage device and read basic operating system program thereof.” Applicants respectfully point out that higher level operating system program is read from the removable card, not basic operating system. Claim 6 has been amended to make clearer the distinction between the BIOS, which is required to be loaded to address any peripheral devices, and the operating system that is read from a peripheral. Thus, Harari does not show “A computer ... communicating through [an] interface with a connected removable data storage device [with] a controller configured to ... read ... BIOS program data therefrom ...” The host system (Fig. 1, reference numeral 200) is the only computer “communicating through an interface.” But there is no disclosure of this computer having a controller ‘configured to ... read ... BIOS program data’ from “a connected removable data storage device.” If one identifies the controller 40 of Fig. 3 as the “computer” recited in the claim,

then this “computer” fails to satisfy the limitation: “communicating through [an] interface with a connected removable data storage device [with] a controller configured to ... read ... BIOS program data therefrom.” Thus, the claim cannot, consistent with its own wording, be read onto anything described in Harari.

With regard to claim 9, again the wording “bootstrap program” was changed to make clearer the distinction between the BIOS, which is required to be loaded to address any peripheral devices, and the operating system that is read from a peripheral. Claim 9 cannot be read onto the disclosure of Harari because Harari does not show a memory card [with an] interface adapted to permit repeated connection and disconnection to and from a host computer ... a second non-volatile memory device storing basic input/output system data for a host computer.” In the inventive system, the BIOS data are carried on a removable memory device. In Harari, the BIOS data for the controller 40 is carried right on the mother card and presumably, although it is not stated, the host computer’s BIOS is carried on the host’s motherboard. For the foregoing reasons, Applicants submit that claim 9 is novel and defines inventive step over Harari.

With regard to claim 13, the Examiner made no particular comment apart from the conclusion that claim 13 lacked novelty Harari. Applicants have amended claim 13 to distinguish Harari clearly. Applicants respectfully propose that as amended, claim 13 is not shown, nor obvious over, Harari at least because it defines “[a] PC card ... [with] sectored flash memory ... [and components] such that [a] host computer may address said sectored flash memory or load a basic input/output system (BIOS) from [a] linear flash memory and thereby boot from it.”

With regard to claim 14, the Examiner made no particular comment apart from the conclusion that claim 13 lacked novelty Harari. Claim 14 has been amended to change the recitation “boot data, including a basic operating system” to “basic inpput/output system (BIOS) data” and “firmware” to “BIOS” to more particularly distinguish between the BIOS, which is required to be loaded to address any peripheral devices, and the operating system that is read from a peripheral.

Claims 15-21 are new claims that define the invention using various linguistic frameworks and from the perspective of the host computer (claims 15-17), from the

perspective of the host computer/PC card as a system (claim 18), and from the perspective of the removable storage device (claims 19-21).


Applicants would like to point out that the amendments are all supported by the specification which describes various embodiments of a removable data store that serves as a medium for storing the BIOS of a host computer as well as a sectored flash memory that can be addressed, for example, like a hard disk. The specification makes clear that the invention relates to the idea of a basic operating system being stored on a removable piece of media. The amendments change the more generic terminology such as "basic operating system" to "BIOS" to avoid confusion with the general notion of the operating system that is read after the BIOS is executed. As is well understood in the art, a BIOS is the first set of instructions read, outside of the microcode within the processor itself. The invention's unique contribution is the idea of making it convenient for the BIOS to be updated by locating it on, for example, an ATA card. According to various embodiments, this provides the further advantage of allowing the BIOS to be updated conveniently. This and other features and advantages mentioned in the amended and new claims are supported in the specification.

If the Examiner would like to discuss any issues raised by this amendment, Applicants request that the Examiner call its representative at 914 421 4621, which is a direct line to the below-named attorney's office.

Respectfully submitted,

LYON & LYON LLP

Dated: 10/19/01

By: 
Mark A. Catan
Reg. No. 38,720

633 West Fifth Street, Suite 4700
Los Angeles, California 90071-2066
(914) 681-8851

VERSION WITH MARKINGS TO SHOW CHANGES MADE

1.(Amended) A removable data storage device for [interfacing via a data interface with a host computer, the host computer being configured to read boot data, including a basic operating system,] interfacing, via a data interface, with a host computer configured to load, upon a power-on or reset operation, at least its basic input output system (BIOS) program, through said interface, said removable data storage device comprising:

a first memory device adapted to store said [firmware;] BIOS data;

a second memory device adapted to store data other than said [firmware;] BIOS data;

a physical data channel adapted to connect with a physical data channel of said interface;

said first and second memory devices sharing resources of said physical data channel;

at least one of said first and second memory devices being configured to employ said physical channel only in the presence of a signal provided through said interface by said host computer, whereby a collision between said two memory devices is avoided.

9.(Amended) A memory card, comprising:

a physical data communications interface adapted to permit repeated connection and disconnection to and from a host computer via a plug-in connection;

a first non-volatile memory device with a controller programmed to emulate a mass storage device of a host computer; and

a second non-volatile memory device storing [a bootstrap program] basic input/output system (BIOS) data for a host computer, said second non-volatile memory device sharing physical resources of said communications interface with said first non-volatile memory [device.] device, said communications interface being configured to permit said non-volatile memory device to be addressed such that said BIOS data to be loaded by said host computer during a reset or power-on operation.

10.(Amended) A card as in claim 9, wherein said physical data channel includes a PC card [adapter.] adapter.

13.(Amended) A PC card connectable to a host computer configured to read basic input/output system (BIOS) data from said PC card via a communications interface, comprising:

sectored flash memory;

a linear flash memory [selectively] sharing a physical channel of said communications interface with said sectored flash [memory, whereby a] memory such that said host computer may [selectively address] address said sectored flash memory or load a basic input/output system (BIOS) from said linear flash memory [or said sectored flash memory.] and thereby boot from it.

14.(Amended) A removable storage device for interfacing via a data interface

a second memory device adapted to store data other than said [firmware;] BIOS data;

interface;

at least one of said first and second memory devices being configured to employ said

15.(New) A host computer capable of booting from a removable storage device.

a microprocessor;

said microprocessor being connected to said interface such that, upon power up or

16.(New) A host computer as in claim 15, wherein said interface is a PC card

17.(New) A computer bootable from removable media, comprising:

WP-16947.1

said host system being configured such that said main processor executes a basic input/output system (BIOS) upon a reset/power on operation of said main processor from a removable storage device through said removable storage device interface.

18.(New) A system for updating the basic input/output system of a computer, comprising:

a host computer system having a removable storage device interface and a main processor;

said host computer system being configured such that said main processor executes a basic input/output system (BIOS) upon a reset/power on operation of said main processor from a removable storage device through said removable storage device interface;

a removable storage device having an interface compatible with said removable storage device interface and configured to permit said host computer system to execute a BIOS stored thereon by reading said BIOS through said removable storage device;

said removable storage device further having a sectored flash memory thereon, which is addressable by said host computer system through said removable storage device interface;

said BIOS being addressable for update through said removable storage device interface.

19.(New) A removable data store capable of serving dual functions as an ATA compatible memory and a flash memory from which a host system can be booted and which allows the BIOS from which the host system boots to be updated through the same interface giving access to the ATA compatible memory, comprising:

a removable storage device having a removable interface and configured to permit a host computer system to execute a BIOS stored thereon by reading said BIOS through said removable storage device upon a reset or power on operation of said host computer;

said removable storage device further having an ATA-compatible sectored flash memory thereon, which is addressable by said host computer system through said removable storage device interface;

said BIOS being configured to be addressable for update by a computer through said removable interface.

20.(New) A data store as in claim 19, wherein said removable storage device includes a monolithic card-shaped device.

21.(New) A data store as in claim 20, wherein said card-shaped device is a
PC-card.

COMBINATION ATA/LINEAR FLASH MEMORY DEVICE

S P E C I F I C A T I O N

5

Field of the Invention

The present invention relates to data storage devices for computers and more particularly to computers with removable data storage devices that store both the computer's boot firmware and other permanent data, normally associated with hard disks, on the single removable data storage device.

10

Background of the Invention

Referring to Figs. 1 and 2, generally speaking, desktop and laptop computers have traditionally been built around a consistent model. A processor 10 is programmed to address a non-volatile memory 20 that stores a basic operating system (not shown). The basic operating system contains the intelligence necessary for the computer to image (copy) a full operating system into a volatile random-access memory (RAM) 25 from a medium that typically has a non-volatile, but slower read/write performance. Examples of such permanent media are hard disks, floppy disks, removable or erasable non-volatile memory (e.g., flash), or any suitable I/O device 30. More technically, although not required to understand the present specification, the basic operating system generally contains a vector table, basic input output system (BIOS), and a boot loader. That is the basic model: large complex and ephemeral data is stored on a hard or floppy drive, and the permanent less-frequently modified software is stored on a hard-wired basic operating system memory. This basic model applies, and increasingly so, to embedded systems such as cash registers, palmtop PCs, and dataloggers.

One technology that permits the general computer model to be applied to compact portable embedded systems and computers permits the use of a type of solid-state memory to take the place of larger more vulnerable hard drives. One example is called ATA/IDE Flash memory. It employs flash memory with an interface designed to permit its data to be addressed as data from a hard drive according to the standard ANSI

ATA/IDE standard. In other words, the Flash memory appears to the rest of the computer to be a hard drive. The ATA Flash memory can be loaded with new data for upgrading applications or operating system application programming interfaces APIs just as in the traditional model. So, even for systems that include a Flash memory to physically
5 replace the hard drive, the systems are built around the old conventional model of a small basic operating system memory and a separate larger storage device. ATA/IDE drives offer the flexibility of being cross platform compatible.

The boot software stored on the non-volatile memory 20, is usually peculiar to the particular hardware to which it is connected. Thus the non-volatile memory is often
10 connected directly to the computer (e.g., soldered to the motherboard) with no convenient mechanism for modifying it. The large permanent storage (represented generally by I/O devices 30 in the figure) must, however, be conveniently addressable by users to allow modification or upgrade of applications and operating system elements. The separation of all but the bare essential elements for operating the host computer from the rest of the
15 operating system and applications stored on a hard drive also provides the ability to recover from a corrupted hard drive. By following a straightforward recovery procedure involving booting an operating system from a removable medium, backed up data can be restored to the old or a new hard drive. Even so, firmware occasionally must be updated and in most systems, this requires the attention of a technician.

20 ROM Shadowing is a process by which the contents of the ROM boot image are copied from ROM to onboard DRAM or SRAM to speed access times and enhance the performance of the system. In some cases, system designers can utilize the relatively fast access times of Linear Flash directly from the flash memory, without the need to shadow the code in RAM, (a technique called execute-in-place or XIP) thus avoiding the copying
25 process and reducing RAM requirements.

Firmware memories sometimes need to be changed just like applications, but modifying the basic operating system presents some challenges. The basic operating system is normally stored in a stand-alone memory device (EPROM, EEPROM, Flash memory, Mask ROM, etc.) that is not positioned or connected to the system to permit
30 ready access for replacement or reprogramming. For example, in desktop systems, it is

usually soldered to the motherboard and is accessible for reprogramming (outside of a few user-accessible parameters through a user interface (UI) available at bootup) only by removing the cover from the computer and connecting to it through a specialized operation. When an upgrade must be made to the firmware, it is usually necessary for a technician to do it because of the need to address the peculiar requirements of the device.

Summary of the Invention

A combination ("combined device") furnishes all of the necessary read-only (ROM) memory resources, or ROM-like memory resources, typically required for a PC or embedded system combined with a mass storage device in a single removable module. In a preferred embodiment, the form factor of the device is that of the PC Card (PCMCIA) or CompactFlash® card (CF® card). The combined device combines the storage and interface for the two traditionally segregated types of non-volatile data resources. The first type is used to store the computer's firmware such as vector table, basic IO system (BIOS), and the boot loader (hereafter referred to as the *boot image*). The second type is used to store the operating system (OS) kernel, software applications, and user data. The second type is that normally associated with ATA/IDE drives and in a preferred embodiment, with ATA flash memory devices which are flash memories controlled to emulate a drive.

In a preferred embodiment, the combined device communicates with a host computer through an ATA/IDE interface. The ATA/IDE interface specification provides for three fundamental interface protocols for communication: (1) memory mapped, (2) I/O mapped and (3) True IDE. The I/O mapped protocol comprises three sub-modes for I/O mapped data transfers to and from the card (i.e., Contiguous, Primary and Secondary), which will be considered a single entity for the purposes of this disclosure. In this embodiment, the host computer, which may be a PC, an embedded system, or other device, loads (for a traditional model where the firmware is imaged into RAM) or reads data (for an execute-in-place model) firmware through one of the channels available through the ATA/IDE interface. The channel or mode allocated for accessing the firmware or boot image may be any of the three available. When the firmware must be

upgraded, the combined device is removed from the host computer and connected to a support computer that downloads new firmware to the combined device.

By incorporating both the firmware and other permanent storage on the same removable combined device, firmware can be updated easily. The combined device
5 allows the user to remove, replace, modify, or upgrade both memory resources by simply removing, the combined device from the host and plugging it into a similar adapter on the support computer. In one embodiment, the support computer is envisioned to be desktop computer and the system that boots from the combined device is an embedded system device. The support computer writes new data to the combined device. The new data
10 may be obtained, for example, from a network or media supplied to users from the embedded system manufacturer. Once the new firmware is loaded on the combined device, it is reconnected to the host computer and the host computer booted normally.

In many embedded system applications, data retrieved by the embedded system may routinely be downloaded from, or uploaded to, the mass storage of the embedded
15 system device. A convenient way to do this is for the mass storage devices to be collected from the embedded system users and read (or written to) by the support computer. For example, data downloaded could be data collected via the host data terminal (i.e., data logger). During such read and/or write operations with mass storage, a background operation may be performed by the software application used to download
20 (upload) the data. That is, the software application may, at the same time, also verify the revision level of the boot image stored on the linear flash memory device within the combined card. This is one of the advantages of placing the firmware on the same removable card as the embedded system device.

In an alternative embodiment, the firmware and other data storage (e.g.,
25 ATA/linear flash memory) device are provided on separate portions of a single device. A main adapter section, or "shuttle," may contain one of the memory elements (for example, the firmware portion) and the other, the piggy-back portion (e.g., a CF® module, may contain the other memory element (for example, the ATA linear flash memory that emulates a hard drive). The interconnection may be via a standard interface that allows

the piggyback portion to be connected to a support computer via that interface. One example of such an interface is CF® with a CF®-to-PCMCIA shuttle adapter.

The convenience of the combined device is apparent in a scenario in which many embedded systems are owned and maintained by the same entity, for example, a retailer with a large number of bar-code scanners. To upgrade all of these in the traditional way involves a great deal of technical service since the embedded system's firmware has to be reprogrammed or replaced through a specialized operation as discussed in the background section. With the combined device, the owner of the equipment can make all of the firmware changes quickly and conveniently. Each combined device can be removed from the corresponding embedded system device, a bar-code scanner, and inserted into the support computer, upgraded, and replaced in the embedded system device. The upgrade operation is controllable by the software provider and can be made very simple since no user input is required save that of initiating the operation.

Another benefit of the invention is apparent in the above scenario. In situations where a single entity is responsible for setting specific parameters of the firmware for a large number of devices, it can be very inconvenient to set those parameters from the individual device interfaces. This may require many manual setup operations, one for each embedded system device. Using the invention, the responsible technician can collect the combined devices from all the systems requiring programming and run a program on a support computer to change the data settings in the firmware aboard the combined device.

Still another benefit of the invention is apparent when the host computer is damaged or can no longer be used. In such an instance, all of the non-volatile storage can be quickly removed from the non-functioning device and immediately inserted into a similar terminal. In the flash memory embodiment, where firmware and other (applications, OS kernel, etc.) software are stored in, for example, a flash ROM and ATA/IDE flash, all customized parameters set in either set of data are preserved. For example, the BIOS settings that are already stored in the combined device are installed into the replacement hardware with the installation of the combined device from the non-functioning embedded system. For execute in place configurations, where the embedded

system runs code and reads data directly from non-volatile storage rather than imaging into RAM, the full state of the embedded system can be restored after a crash. That is, user data, open files, etc., at the time of malfunction, can be fully reinstated.

Still another context in which the invention has advantages is where the user's
5 current configuration and software are to be transferred to a new machine. In a preferred embodiment, the combined device is connected through a standardized interface. Upgraded or new embedded system hardware can accept the combined device from the previous system so that the embedded system can be placed back online with all of its previous settings without reprogramming.

10 Any customization or configuration parameter preferences would be transitioned to the replacement platform, resulting in a considerable reduction in the time required to get the unit operational again. In fact, because the unit may contain all the "intelligence" of the state of the computer at the time of malfunction, the combined device provides a fast track to reproducing the lost state. Secondly, as OS and Application Software
15 upgrades and revisions are made, so too can the BIOS be upgraded. Simply reprogramming the Linear Flash section of the integrated memory module results in, in effect, a new BIOS (or vector table, or boot loader, etc.) The time and expense incurred in maintaining configuration control of field-deployed platforms and the usually complex nature of upgrading the embedded soldered-down memory device used to store the BIOS
20 are alleviated.

In a preferred embodiment, the combined device combines a small amount of linear flash (e.g., about 1MB) with a large quantity (e.g., 8MB or more) of solid-state ATA/IDE flash in a single module. The module would be useful to OEM manufacturers of embedded systems such as portable handheld devices. Such manufacturers would
25 design their systems around the combined device so that firmware is read through the appropriate interface mode. Packaging form-factors can be, but are not limited to, PC card (PCMCIA), CF®, and single & dual in-line memory modules (SIMM & DIMM). Both flash technologies, linear and ATA/IDE, share the same address and data bus, dedicated control signals are used by the host to differentiate between the two memory
30 resources.

According to an embodiment, the invention provides a data storage device for interfacing with a host computer via a data interface. The host computer is configured to read firmware including a basic operating system (firmware), from the data storage through the interface rather than through the usual mechanism of an on-board EPROM chip. The removable data storage device has a first memory device adapted to store the firmware. The removable data storage device also has a second memory device adapted to store data other than the firmware. For example, the usual data stored on a hard drive is stored in this second memory device. The data storage device has a physical data channel adapted to connect with a physical data channel of the interface. The first and second memory devices share resources of the physical data channel. At least one of the first and second memory devices is configured to employ the physical channel only in the presence of a signal provided through the interface by the host computer so the two memory devices do not collide. Optionally, the first memory device includes a linear flash memory. Also, the second memory device may include a sectored flash memory and a controller programmed to provide ATA/IDE disk emulation. The physical data channel may include a PC Card CF®, SIMM, DIMM or other removable module interface and, in combination with this feature, the first memory device may be a linear flash memory.

According to another embodiment, the invention provides a computer with a peripheral interface for communicating with a connected removable data storage device. the computer has a controller programmed to address the removable storage device and read basic operating system program from it. The basic operating system is the basic steps and data normally associated with a BIOS chip. That is, this data enables a boot operation of the computer. The peripheral interface may include a PC Card adapter. The peripheral interface may be configured to permit a repeated connection and disconnection of the removable storage device.

According yet another embodiment, the invention provides a memory card with a physical data communications interface adapted to permit repeated connection and disconnection to and from a host computer via a plug-in adapter. It also has a first non-volatile memory device with a controller programmed to emulate a mass storage device

of a host computer and a second non-volatile memory device storing a bootstrap program for a host computer. The second non-volatile memory device share physical resources of the communications interface with the first non-volatile memory device. The physical data channel may include a PC card adapter. The first non-volatile memory device may
5 be programmed to emulate an ATA/IDE specification disk drive. The second non-volatile memory device may include an EPROM, an EEPROM, Mask ROM, or a linear flash memory.

According to yet another embodiment, the invention provides a PC card with a sectored flash memory. The card has a communications interface adapted to provide
10 ATA/IDE disk emulation between a host computer and the sectored flash memory. It also has a linear flash memory selectively sharing a physical channel of the communications interface with the sectored flash memory so a host computer may selectively address the linear flash memory or the sectored flash memory.

According to yet another embodiment, the invention provides a removable storage
15 device for interfacing via a data interface with a host computer. The host computer is configured to read boot data, including a basic operating system, through the interface. The removable storage device has a first memory device adapted to store the firmware and a second memory device adapted to store data other than the firmware. The removable storage device share a physical data channel adapted to connect with a
20 physical data channel of the interface. The first and second memory devices share resources of the physical data channel. At least one of the first and second memory devices is configured to employ the physical channel only in the presence of a signal provided through the interface by the host computer, so a collision between the two memory devices is avoided.

25 While the invention will now be described in connection with certain preferred embodiments and examples and in reference to the appended figures, the described embodiments are not intended to limit the invention to these particular embodiments. On the contrary, it is intended to cover all alternatives, modifications, and equivalents as may be included within the scope of the invention as defined by the appended claims. Thus,
30 the following description and examples of the preferred embodiments of the invention are

only intended to illustrate the practice of the present invention. The particular embodiments are shown by way of example and for purposes of illustrative discussion of the preferred embodiments of the present invention.

The particular embodiments are presented in the cause of providing what is
5 believed to be the most useful and readily understood description of the principles and conceptual aspects of the invention. In this regard, no attempt is made to show structural details of the invention in more detail than is necessary for a fundamental understanding of the invention. The description, taken with the drawings, makes it apparent to those skilled in the art how the several forms of the invention may be embodied in practice.

10

Brief Description of the Drawings

Fig. 1 illustrates a basic embedded computer system according to the prior art.

Fig. 2 illustrates a typical memory map that would be found in an embedded
system, the address ranges and partition information are given solely for the purposes of
15 this example, are not intended to reflect the internal architecture of any specific micro-controller or micro-processor.

Fig. 3 is a functional block diagram of a general embodiment of the invention.

Fig. 4 is a functional block diagram of an embodiment of the invention that
employs a linear flash for firmware storage, a sectored flash memory with an ATA
20 controller for the mass storage, a PCMCIA interface for communication with a host computer.

Fig. 5 is a functional block diagram of an embodiment of the invention that
employs a linear flash for firmware storage, a sectored flash memory with an ATA
controller for the mass storage, a CF® interface for communication with a host computer.

25

Detailed Description of the Illustrated Embodiments

Referring to Fig. 3, a host computer 45 has a CPU 10 that addresses a RAM 25
and an I/O device 140 through an I/O interface 135. The host computer may be any type
of computer, although the invention appears to be most advantageously applied to
30 embedded system devices such as bar-code scanners, dataloggers, and various specialized

portable computers as well as palmtops, organizers, personal digital assistants, digital control systems, etc. The I/O interface can be SIMM, DIMM, PC Card (PCMCIA), CF®, ATA/IDE, or any other type of interface.

The I/O interface 135 provides the physical interconnections between the removable combined device 140 and the host computer 45. Some or all of the signal interconnections that make up the I/O interface 135 provide connection to a storage device used to store the firmware 110, for example, EPROM, EEPROM, or flash memory. Some or all of the signal interconnections that make up the I/O interface 135 provide connection to a storage device used to store the other data 125, for example, an ATA/IDE flash memory that emulates an IDE hard disk. The interconnection between the I/O interface and the storage device 110 and/or 125 may require a controller 145a and 145b, respectively, intervening between the I/O interface and the storage device 110 and/or 125.

Referring now to Fig. 4, in an embodiment of the device of Fig. 3, a flash memory 210 is used for storage device 110 and an ATA/IDE flash memory device 225 is used for a storage device 125. An ATA/IDE controller intervenes between the PC card I/O interface 235 and sectorized flash memory 225 used to emulate an ATA/IDE device, like a hard disk. Essentially no control logic, outside of the write-enable, output enable, and card enable lines, is required to provide addressing and data connections between the host computer and the linear flash memory 210. These lines are shared with those used by the ATA/IDE flash memory device 250. The host computer boots from the linear flash memory 210 using a certain set of signal lines available in the I/O interface (e.g., a PC card interface). After the boot operation is finished (assuming the required parts of the firmware have been imaged in memory), these signal lines can be relinquished for use by the ATA/IDE device 250.

The embodiment of Fig. 4 contains an ATA/IDE flash memory device 250 with a linear flash portion 210 that selectively or permanently interfaces directly with the same interface used to enable the ATA/IDE disk drive emulation. In other words, the card generally functions as an ATA/IDE flash card except when and where access to the firmware data is required for either reading or writing operations. Generally, in the host

computer, the firmware in the linear flash is not written over. It is only when the firmware is to be upgraded that the linear flash part of the device is written to. This is ordinarily when the device is temporarily connected to a support computer for reprogramming, parameter-setting, or upgrading of the firmware.

- 5 In accordance with the PC card ATA specification, ATA/IDE cards can be configured to operate in three basic operational modes. Additionally, as prescribed in the specification, PC Card compliant cards shall provide for an attribute memory plane for the purposes of allowing the host to identify the type and operational characteristics of the card. The interface control signals necessary for transferring data to and from the attribute
- 10 memory plane and the three modes of operation are shown in Table 1.

Table 1. Read/Write Access Modes for ATA/IDE Flash Cards.

Mode	REG#	CE1#	CE2#	IORD#	IOWR#	OE#	WE#
Attribute Memory (Read) (Write)	L	L	H	H	H	L	H
	L	L	H	H	H	H	L
Memory Mapped (Read) (Write)	H	L	L	H	H	L	H
	H	L	L	H	H	H	L
I/O Mapped (Read) (Write)	L	L	L/H	L	H	H	H
	L	L	L/H	H	L	H	H
True IDE (Read) (Write)	X	L	H	L	H	L	H
	X	L	H	H	L	L	H

Notes:

- 5 1. Combinations of CE1# and CE2# select Byte (8-bit) or Word (16-bit) accesses.
2. Consult ATA/IDE specification for detailed description of these signals.

As illustrated the linear flash and the ATA/IDE flash memories may be treated as two separate devices. Data transfers to and from the linear flash memory are initiated in the same manner as a standard 8-bit flash card. write enable (WE#) and output enable (OE#) coupled with card enable (CE1#) strobe data transfers to and from the combined device. Both address and data bus signals are shared by the linear 210 and ATA flash memory sections. The mapping of the memory resources by WE# and OE# are for purposes of illustration only and other alternatives are possible. Some applications may require the use of WE# and OE# to support IO transfers to and from the ATA/IDE Flash, in this case, the IO mapped resources of IOWR# and IORD# or any other available signal could be used to support data transfers to and from the linear flash device 210.

Exemplary Implementation

- 20 As stated earlier, the multi-function aspects of the ATA/IDE PC Card and the CompactFlash® CF® interface specifications permit the maintenance of compliance and at the same time accommodate the additional functionality of linear flash memory. One

strategy is to mask one of the four ATA/IDE operational modes and use the freed interface resources, or "channel," to address the linear flash memory device 210.

With respect to linear flash memory, the CF® interface imposes a physical bandwidth limitation for addressing the linear flash. The CF® interface consists of 50 pins, of which address lines, A0-A10 are supported. To address 1MB of linear memory space, one would need to generate A0-A19 address lines, all the while maintaining compliance with the functional requirements specified with the CF® standard. To overcome the I/O bandwidth limitation, a paging scheme is employed to allow addressing beyond the CF® addressing limitation. Shown in Fig. 5, is a block diagram rendering of the combined device using the CF® I/O interface 237.

Implementation based on the CF® I/O interface standard requires that certain rules be followed in accessing the physical memory of the linear flash device (i.e., Start Address = 0x0000h and End Address = 0xFFFFh.) According to an auto address increment logic 255, the host follows some basic protocol rules with respect to write, read, and erase operations. A brief description of one example protocol as it applies to write, read, and erase operations is given below.

2.4.1 CF WRITE Operations

In one embodiment, write cycles are only supported for addresses beginning at address 0x0000h and incrementing sequentially to 0xFFFFh, random writes to any location(s), in arbitrary order, are not supported. Since in any envisioned application, the linear flash would be addressed for writing only when a boot image is to be written, this requirement is expected to have virtually no impact on the utility of the combined device.

Alternatively, a write operation to an arbitrary address location is possible. However, the operation will require a three-bus write cycle sequence. The first write bus cycle consists of a write to the internal page register, this register is accessed via assertion of the register line, REG#. Once the appropriate 2K page has been selected, any subsequent write operations to addresses within the current 2K page will be carried out as specified by the operational requirements of the specific linear flash device (e.g., Intel® versus AMD® programming algorithms).

2.4.2 CF READ Operations

To permit read cycles beyond the address space of the CFA interface, the host accesses the linear flash data in a sequential manner beginning at address 0x0000h. In most embedded applications, the boot image, located at address 0x0000h is read by the CPU on either power-up or reset, and is typically read in a sequential address manner so, again, this restriction is not regarded as onerous.

Alternatively, to read from a specific address within the linear memory device, the host must first write a page number to the page register by asserting the page register, then sequential read operations can resume from this new location.

2.4.3 CF ERASE Operations

The block erase organization of Intel Series II flash chips is realized by requiring the host to write the erase block command to the first 64kb block, the host then polls the status register to detect a successful erase operation.

Alternatively, to perform a block erase, the host must first write to the page register, selecting a 2kb page number within the 64kb block to be erased before the write operation. Then, for example, the standard Intel Series II flash Block Erase algorithm can be implemented.

Various other ways of overcoming the address bandwidth limitation may also be employed. For example, the narrow-band address applied to the auto address increment logic 255 could be multiplied by that device by some factor to provide a the start address of a block. Then the auto address increment logic would generate a sequence of addresses successively applied at the broad-band address lines to sequentially retrieve the block of data. That is, the narrow band address applied across A0-A10 represents a start address divided by the block size for a block containing the datum required.

It will be evident to those skilled in the art that the invention is not limited to the details of the foregoing illustrative embodiments, and that the present invention may be embodied in other specific forms without departing from the spirit or essential attributes thereof. The present embodiments are therefore to be considered in all respects as

illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

We claim:

- 1 1. A removable data storage device for interfacing via a data interface with a host
2 computer, the host computer being configured to read boot data, including a basic
3 operating system, through said interface, said removable data storage device comprising:
4 a first memory device adapted to store said firmware;
5 a second memory device adapted to store data other than said firmware;
6 a physical data channel adapted to connect with a physical data channel of said
7 interface;
8 said first and second memory devices sharing resources of said physical data
9 channel;
10 at least one of said first and second memory devices being configured to employ
11 said physical channel only in the presence of a signal provided through said interface by
12 said host computer, whereby a collision between said two memory devices is avoided.
- 1 2. A device as in claim 1, wherein said first memory device includes a linear
2 flash memory.
- 1 3. A device as in claim 1, wherein said second memory device includes a
2 sectored flash memory and a controller programmed to provide ATA/IDE disk emulation.
- 1 4. A device as in claim 1, wherein said physical data channel includes a PC Card
2 CF®, SIMM, DIMM or other removable module interface.
- 1 5. A device as in claim 4, wherein said first memory device is a linear flash
2 memory.
- 1 6. A computer, comprising:
2 a peripheral interface for communicating through said interface with a connected
3 removable data storage device;
4 a controller configured to address said removable storage device and read basic
5 operating system program therefrom, whereby said a boot operation of said computer is
6 enabled.
- 1 7. A computer as in claim 6, wherein said peripheral interface includes a PC
2 Card adapter.

- 1 8. A computer as in claim 6, wherein said peripheral interface is configured to
2 permit a repeated connection and disconnection of the removable storage device.
- 1 9. A memory card, comprising:
2 a physical data communications interface adapted to permit repeated connection
3 and disconnection to and from a host computer via a plug-in connection;
4 a first non-volatile memory device with a controller programmed to emulate a
5 mass storage device of a host computer; and
6 a second non-volatile memory device storing a bootstrap program for a host
7 computer, said second non-volatile memory device sharing physical resources of said
8 communications interface with said first non-volatile memory device.
- 1 10. A card as in claim 9, wherein said physical data channel includes a PC card
2 adapter.
- 1 11. A card as in claim 9, wherein said first non-volatile memory device is
2 programmed to emulate an ATA/IDE specification disk drive.
- 1 12. A card as in claim 9, wherein said second non-volatile memory device
2 includes one of an EPROM, an EEPROM, Mask ROM and a linear flash memory.
- 1 13. A PC card, comprising:
2 sectored flash memory;
3 a communications interface adapted to provide ATA/IDE disk emulation between
4 a host computer and said sectored flash memory;
5 a linear flash memory selectively sharing a physical channel of said
6 communications interface with said sectored flash memory, whereby a host computer
7 may selectively address said linear flash memory or said sectored flash memory.
- 1 14. A removable storage device for interfacing via a data interface with a host
2 computer, the host computer being configured to read boot data, including a basic
3 operating system, through said interface, said removable storage device comprising:
4 a first memory device adapted to store said firmware;
5 a second memory device adapted to store data other than said firmware;
6 a physical data channel adapted to connect with a physical data channel of said
7 interface;

WO 00/67132

PCT/US00/11394

- 8 said first and second memory devices sharing resources of said physical data
- 9 channel;
- 10 at least one of said first and second memory devices being configured to employ
- 11 said physical channel only in the presence of a signal provided through said interface by
- 12 said host computer, whereby a collision between said two memory devices is avoided.



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ :

G06F 13/00

A1

(11) International Publication Number:

WO 00/67132

(43) International Publication Date:

9 November 2000 (09.11.00)

(21) International Application Number: PCT/US00/11394

(22) International Filing Date: 28 April 2000 (28.04.00)

(30) Priority Data:

60/131,793

30 April 1999 (30.04.99)

US

60/134,883

19 May 1999 (19.05.99)

US

(71) Applicant (for all designated States except US): CENTENNIAL TECHNOLOGIES, INC. [US/US]; 7 Lopez Road, Wilmington, DE 01887 (US).

(71)(72) Applicants and Inventors: LAMBERT, Grady [US/US]; 2045 Ashbury Drive, Clearwater, FL 33764 (US). HENDRICKSEN, Craig [US/US]; 72 Main Street, Framingham, MA 01702 (US).


(74) Agent: LYON & LYON LLP; Suite 4700, 633 West 5th Street, Los Angeles, CA 90071 (US).

(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published


With international search report.


(54) Title: COMBINATION ATA/LINEAR FLASH MEMORY DEVICE



(57) Abstract

A single combination data storage device (140) provides both firmware (210) and disk emulation storage (225) on a single removable media device. Permanent and programmable data of the firmware can be modified on a support computer making the combination device useful for upgrading and initially configuring the firmware for embedded systems as well as their applications, OS kernel, and user data. In a preferred embodiment, the device is implemented with a combination of flash memory (210) for firmware and ATA/flash (225) providing drive emulation in a PC Card or other standard form factor.

5**Fig. 1**



System Memory Map

Fig. 2




Fig. 3




Fig. 4

250




Fig. 5

**UTILITY DECLARATION
AND POWER OF ATTORNEY
Utility Application**

As below named inventors, we hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **COMBINATION ATA/LINEAR FLASH MEMORY DEVICE** the specification of which

(Check One) ☐ is attached hereto OR
☒ was filed on April 28, 2000 as United States Application Serial No. _____ or PCT International Application No. PCT/US00/11394 and was amended on ____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Date of Filing	Priority Claimed	
			Yes	No
PCT/US00/11394	PCT	04/28/2000	Yes	

I hereby claim the benefit under Title 35, United States Code §119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date
60/131/793	3/30/99
60/134,883	5/19/99

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Number	Parent Filing Date	Status-Patented, Pending or Abandoned

POWER OF ATTORNEY: As a named inventor, I hereby appoint as my attorneys and/or agents, with full power of substitution and revocation, to prosecute this application and transact all business in the United States Patent and Trademark Office, and in countries other than the United States, and to do all things necessary or appropriate therefor before any competent International Authorities in connection with any international patent application(s) corresponding to the above-identified invention application, all of the registered practitioners identified by Customer Number 22249:



22249

PATENT TRADEMARK OFFICE

LYON & LYON LLP
Suite 4700
633 W. Fifth Street
Los Angeles, CA 90071
(213) 489-1600

Please direct all inquiries to Mark A. Catan, at the above Customer Number.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Send Correspondence to: Mark A. Catan, Esq.	LYON & LYON LLP 633 W Fifth St., Suite 4700 Los Angeles, CA 90071	Direct Telephone calls to: Mark A. Catan, Esq.. (914) 681-8851
--	---	--

	FULL NAME OF INVENTOR	FIRST Name <u>Grady</u>	MIDDLE Initial	LAST Name <u>Lambert</u>	
201	RESIDENCE & CITIZENSHIP	City <u>Groton</u> <i>MA</i>	State or Foreign Country Massachusetts	Country of Citizenship U.S.	
	POST OFFICE ADDRESS	26 New Pond Road	City Groton	State or Country Massachusetts	Zip 01450
	FULL NAME OF INVENTOR	FIRST Name <u>Craig</u>	MIDDLE Initial	LAST Name <u>Hendricksen</u>	
202	RESIDENCE & CITIZENSHIP	City <u>Framingham</u> <i>MA</i>	State or Foreign Country Massachusetts	Country of Citizenship U.S.	
	POST OFFICE ADDRESS	72 Main Street	City Framingham	State or Country Massachusetts	Zip 01450
	FULL NAME OF INVENTOR	FIRST Name	MIDDLE Initial	LAST Name	
203	RESIDENCE & CITIZENSHIP	City	State or Foreign Country	Country of Citizenship	
	POST OFFICE ADDRESS		City	State or Country	
	FULL NAME OF INVENTOR	FIRST Name	MIDDLE Initial	LAST Name	
204	RESIDENCE & CITIZENSHIP	City	State or Foreign Country	Country of Citizenship	
	POST OFFICE ADDRESS		City	State or Country	Zip Code

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor <i>Grady Lambert</i>	201	Signature of Inventor	205
Date <i>10/18/01</i>		Date	
Signature of Inventor	202	Signature of Inventor	206
Date		Date	
Signature of Inventor	203	Signature of Inventor	207
Date		Date	
Signature of Inventor	204	Signature of Inventor	208
Date		Date	

(Signatures should conform to names as presented at 201 et seq. above.)

ASSIGNMENT OF PATENT APPLICATION

WHEREAS, I, **GRADY LAMBERT** (hereinafter referred to as "ASSIGNOR), a citizen of the United States of America, have, along with co-inventor Craig Hendricksen, invented a certain invention entitled COMBINATION ATA/LINEAR FLASH MEMORY DEVICE for which application as described in the International Application No. PCT/US00/1394, filed April 28, 2000; and

WHEREAS, **SMART MODULAR, INC.**, a corporation organized and existing under and by virtue of the laws of the State of Massachusetts and having its place of business at 7 Lopez Road, Wilmington, MA 01887 (hereinafter referred to as "ASSIGNEE"), is desirous of acquiring the exclusive right, title and interest in, to and under said invention and in, to and under any Patent or similar legal protection to be obtained therefor in the United States of America, its territorial possessions and in any and all countries foreign thereto.

NOW, THEREFORE, for good and valuable consideration, the receipt of which is hereby acknowledged, ASSIGNOR hereby sells, assigns, transfers and sets over unto the said ASSIGNEE, its successors and assigns, the full and exclusive right, title and interest to said invention and to all Letters Patent or application or similar legal protection, not only in the United States and its territorial possessions, but in all countries foreign thereto, to be obtained for said invention by said application, and to any continuation, division, renewal, substitute or reissue thereof or any legal equivalent thereof in the United States or a foreign country for the full term or terms for which the same may be granted, including all priority rights under the International Convention; and ASSIGNOR hereby authorizes and requests the Commissioner of Patents and Trademarks to issue

Patent
Attorney Docket: 253/220

said Letters Patent or any legal equivalent thereof to said ASSIGNEE, its successors and assigns, in accordance with this Assignment.

ASSIGNOR hereby covenants that no assignment, sale, agreement or encumbrance has been or will be made or entered into which would conflict with this Agreement;

ASSIGNOR further covenants that ASSIGNEE will, upon its request, be provided promptly with all pertinent facts and documents relating to said application, said invention and said Letters Patent and legal equivalents as may be known and accessible to ASSIGNORS and will testify as to the same in any interference or litigation related thereto and will promptly execute and deliver to ASSIGNEE or its legal representative any and all papers, instruments or affidavits required to apply for, obtain, maintain, issue and enforce said application, said invention and said Letters Patent and said equivalents in the United States or in any foreign country, which may be necessary or desirable to carry out the purposes thereof.

10/19/01
Date

Grady Lambert
Grady Lambert